


# TCAD Investigation of Thermal Disturb During RESET Operation in 28 nm ePCM Technology Node

R. Simola <sup>1</sup>, P. Devoge <sup>1</sup>, Ph. Boivin <sup>1</sup>, A. Régnier <sup>1</sup>, F. Arnaud <sup>2</sup> & R. Gonella <sup>2</sup>

<sup>1</sup> STMicroelectronics, ZI Peynier-Rousset, BP 2 - 13106 Rousset Cedex, France

<sup>2</sup> STMicroelectronics, 850 rue Jean Monnet, 38926 Crolles Cedex, France

## PCM Cell Architecture



- ❑ Structure obtained from 2D layout
- ❑ TCAD Simulation tool : Sentaurus [1]
- ❑ Morphology check : TEM

[1] Sentaurus, version O-2018.06, SYNOPSIS

[2] Pirovano et al, *IEEE Trans. Electron. Devices*, vol. 51, no. 3, pp. 452-459, 2004

[3] Lee et al, *J. Appl. Phys.*, vol. 97, 93509, (2005)

[4] Battaglia et al, *J. Appl. Phys.*, vol. 107, 93509, (2010)

[5] Lyeo et al, *Appl. Phys. Lett.* 89, 151904 (2006)


[6] Kuwhara et al, *1<sup>st</sup> Int Symp on Thermal Design, Tsukuba, 2008*

[7] Kalb, *PhD Thesis, Aachen, 2002*

## Simulation Framework

### ❑ GST Model (Pirovano) [2]

- p-type semiconductor
- Optical bandgap :  $E_g = 0.5$  eV [3]



### ❑ Electrical Transport Model


- Drift-diffusion
- GST mobility

$$\vec{j}_p = -ep\mu_p(\vec{\nabla}\Phi_p + P_p\vec{\nabla}T)$$


### ❑ Thermal Transport Model

- Fourier law [4,5]
- bdry conditions
- Material properties [6,7]

$$c_{tot} \frac{\partial T}{\partial t} = \vec{\nabla} \cdot (k_{tot} \vec{\nabla} T) + H$$




## Simulation Setup



- ❑ Top contact : pulse (100 ns)
- ❑ Bottom contact : at 0 V
- ❑ Si bulk : at 300 K (heat sink)

## Electro-Thermal Simulation Results



- ❑ Hot spot located at heater
- ❑ Prog Cell :  $800 \text{ K} < T < 920 \text{ K}$
- ❑ Next Cell :  $560 \text{ K} < T < 630 \text{ K}$
- ❑ ~200 ns to reach  $T_{amb}$

## Conclusion & Future work

- ❖ Hot spot located at heater
- ❖ During RESET, neighbour cell  $T > T_{crystall}$  (GST-225)
- ❖ Next : thermal disturb btw bitlines